Web Analytics
Datasheet
Teiledatenblatt > Clock Generator IC > Nexperia > 74HCT4046ADB,118 Datenblatt-PDF > 74HCT4046ADB,118 Anwendungshinweis Seite 1/13

74HCT4046ADB,118 Anwendungshinweis - Nexperia

Aktualisierte Uhrzeit: 2025-06-16 19:59:57 (UTC+8)

74HCT4046ADB,118 Anwendungshinweis

Seite:von 13
PDF herunterladen
Neu laden
herunterladen
Application Report
SLAA618November 2013
Implementation of FSK Modulation and Demodulation
using CD74HC4046A
Mahendra Patel............................................................................................. Standard Linear and Logic
ABSTRACT
In telecommunications and signal processing, frequency modulation (FM) is encoding of information on a
carrier wave by varying the instantaneous frequency of the wave. Digital data can be encoded and
transmitted via carrier wave by shifting the carrier's frequency among a predefined set of frequencies—a
technique known as frequency-shift keying (FSK). FSK is widely used in modems, radio-teletype and fax
modems, and can also be used to send Morse code.
Frequency-shift keying (FSK) is a frequency modulation scheme in which digital information is
transmitted through discrete frequency changes of a carrier wave. This application report discusses logic-
level implementation of binary FSK (BFSK) modulator and demodulator using a phase-locked loop PLL
device CD54HC4046A, CD54HCT4046A, CD74HC4046A, and CD74HCT4046A (hereafter in this
document referred to as HC/HCT4046A). BFSK is the simplest FSK, using a pair of discrete frequencies
to transmit binary information.
spacer
Contents
1 Introduction .................................................................................................................. 2
2 Implementation of Modulator .............................................................................................. 3
3 Implementation of Demodulator ........................................................................................... 5
4 Test Circuit Waveforms .................................................................................................... 6
5 Schemes To Realize Modulator Demodulator Pair ................................................................. 10
6 Conclusion .................................................................................................................. 12
List of Figures
1 Block Diagram of HC/HCT4046A in a Typical PLL Circuit ............................................................ 2
2 Basic Block Diagram of a PLL as a Modulator.......................................................................... 3
3 Frequency Characteristics of VCO Operating without Offset ......................................................... 3
4 Typical Modulator Schematic.............................................................................................. 4
5 Basic Block Diagram of PLL as Demodulator........................................................................... 5
6 Typical Demodulator Schematic .......................................................................................... 6
7 Scheme 1................................................................................................................... 10
8 Scheme 2................................................................................................................... 11
9 Level-Shifter Circuit using LP211 ....................................................................................... 11
10 Simulated Waveforms of Level-Shifter Circuit using LP211 ......................................................... 11
List of Tables
1 Modulator Test Circuit Results ............................................................................................ 4
2 Demodulator Test Circuit Results......................................................................................... 6
3 Variation in VCO
OUT
Frequency, Peak-to-Peak Voltage and DEM
OUT
................................................ 7
4 VCO
IN
(Modulating), VCO
OUT
(Modulated) and DEM
OUT
(Demodulated).............................................. 8
1
SLAA618November 2013 Implementation of FSK modulation and demodulation using
CD54/74HC/HCT4046A
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Verzeichnis

74HCT4046ADB,118 Datenblatt-PDF

74HCT4046ADB,118 Datenblatt PDF
Nexperia
34 Seiten, 443 KB
74HCT4046ADB,118 Anderes Datenblatt
Nexperia
51 Seiten, 613 KB
74HCT4046ADB,118 Anwendungshinweis
Nexperia
13 Seiten, 1282 KB

74HCT4046 Datenblatt-PDF

74HCT4046
Datenblatt PDF
Philips
Phase-locked-loop with VCO
74HCT4046AD
Datenblatt PDF
NXP
PLL Single Up to 17MHz 16Pin SO PLL Single Up to 17MHz 16Pin SO
74HCT4046AD,112
Datenblatt PDF
Nexperia
IC PHASE LOCK LOOP W/VCO 16SOIC
74HCT4046AD,118
Datenblatt PDF
NXP
74HC(T)4046A - Phase-locked-loop with VCO SOP 16Pin
74HCT4046AN
Datenblatt PDF
NXP
PLL FREQUENCY SYNTHESIZER, PDIP16, SOT-38-1, DIP-16
74HCT4046ADB,118
Datenblatt PDF
NXP
PLL Single Up to 17MHz 16Pin SSOP T/R
74HCT4046AD,118
Datenblatt PDF
Nexperia
IC PLL W/VCO 16SOIC
74HCT4046AN,112
Datenblatt PDF
NXP
74HC(T)4046A - Phase-locked-loop with VCO DIP 16Pin
74HCT4046AD.112
Datenblatt PDF
Nexperia
IC: digital; phase-locked loop; 4.5÷5.5VDC; SMD; SO16; Series: HCT
74HCT4046ADB,118
Datenblatt PDF
Nexperia
IC PLL W/VCO 16SSOP
Datenblatt-PDF-Suche
Suche
100 Millionen Datenblatt-PDF, aktualisieren Sie mehr als 5.000 PDF-Dateien pro Tag.
Dokumentation beziehen: 74HCT4046 Datenblatt PDF
Kontakt online
Bonnie - AiPCBA Sales Manager Online, vor 5 Minuten
Ihre E-Mail *
Nachricht *
Senden