herunterladen
Multicore DSP+ARM KeyStone II System-on-Chip (SoC)
66AK2E05, 66AK2E02
PRODUCT PREVIEW
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and
other important disclaimers. PRODUCT PREVIEW Information. Product in design phase of development. Subject to change or discontinuance without notice.
SPRS865C—November 2012—Revised August 2014
1 66AK2E05/02 Features and Description
1.1 Features
• ARM® Cortex™-A15 MPCore™ CorePac
– Up to Four ARM Cortex-A15 Processor Cores at up
to 1.4-GHz
– 4MB L2 Cache Memory Shared by all Cortex-A15
Processor Cores
– Full Implementation of ARMv7-A Architecture
Instruction Set
– 32KB L1 Instruction and Data Caches per Core
– AMBA 4.0 AXI Coherency Extension (ACE) Master
Port, Connected to MSMC (Multicore Shared
Memory Controller) for Low Latency Access to
SRAM and DDR3
• One TMS320C66x™ DSP Core Subsystem (C66x
CorePacs), Each With
– 1.4 GHz C66x Fixed/Floating-Point DSP Core
› 38.4 GMacs/Core for Fixed Point @ 1.2 GHz
› 19.2 GFlops/Core for Floating Point @ 1.2 GHz
–Memory
› 32K Byte L1P Per CorePac
› 32K Byte L1D Per CorePac
› 512K Byte Local L2 Per CorePac
• Multicore Shared Memory Controller (MSMC)
– 2 MB SRAM Memory Shared by DSP CorePacs and
ARM CorePac
– Memory Protection Unit for Both SRAM and
DDR3_EMIF
• Multicore Navigator
– 8k Multi-Purpose Hardware Queues with Queue
Manager
– One Packet-Based DMA Engine for Zero-Overhead
Transfers
• Network Coprocessor with
– Packet Accelerator Enables Support for
› Transport Plane IPsec, GTP-U, SCTP, PDCP
› L2 User Plane PDCP (RoHC, Air Ciphering)
› 1 Gbps Wire Speed Throughput at 1.5 MPackets
Per Second
– Security Accelerator Engine Enables Support for
› IPSec, SRTP, 3GPP and WiMAX Air Interface, and
SSL/TLS Security
› ECB, CBC, CTR, F8, A5/3, CCM, GCM, HMAC,
CMAC, GMAC, AES, DES, 3DES, Kasumi, SNOW
3G, SHA-1, SHA-2 (256-bit Hash), MD5
› Up To 6.4 Gbps IPSec and 3 Gbps Air Ciphering
– Ethernet Subsystem
› Eight SGMII Ports with Wire Rate Switching
› IEEE1588 v2 (with Annex D/E/F) Support
› 8 GbpsTotal Ingress/Egress Ethernet BW from
Core
› Audio/Video Bridging (802.1Qav/D6.0)
› QOS Capability
› DSCP Priority Mapping
•Peripherals
– Two PCIe Gen2 Controllers with Support for
› Two Lanes per Controller
›Supports Up To 5 GBaud
– One HyperLink
› Supports Connections to Other KeyStone
Architecture Devices Providing Resource
Scalability
› Supports Up To 50 GBaud
– 10-Gigabit Ethernet (10-GbE) Switch Subsystem
› Two SGMII/XFI Ports with Wire Rate Switching
and MACSEC Support
› IEEE1588 v2 (with Annex D/E/F) Support
– One 72-Bit DDR3/DDR3L Interface with Speeds Up
To 1600 MTPS in DDR3 Mode
– EMIF16 Interface
– Two USB 2.0/3.0 Controllers
–USIM Interface
– Two UART Interfaces
– Three I
2
C Interfaces
– 32 GPIO Pins
– Three SPI Interfaces
–One TSIP
› Support 1024 DS0s
› Support 2 Lanes at 32.768/16.3848.192 Mbps Per
Lane
• System Resources
– Three On-Chip PLLs
– SmartReflex Automatic Voltage Scaling
–Semaphore Module
– Thirteen 64-Bit Timers
– Five Enhanced Direct Memory Access (EDMA)
Modules
• Commercial Case Temperature:
– 0°C to 85°C
• Extended Case Temperature:
– - 40°C to 100°C
