herunterladen
Product
Folder
Order
Now
Technical
Documents
Tools &
Software
Support &
Community
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
AM1705
SPRS657F –FEBRUARY 2010–REVISED JANUARY 2017
AM1705 ARM® Microprocessor
1 Device Overview
1
1.1 Features
1
• 375- and 456-MHz ARM926EJ-S™ RISC Core
– 32-Bit and 16-Bit (Thumb®) Instructions
– Single-Cycle MAC
– ARM Jazelle® Technology
– Embedded ICE-RT ™ for Real-Time Debug
• ARM9™ Memory Architecture
– 16KB of Instruction Cache
– 16KB of Data Cache
– 8KB of RAM (Vector Table)
– 64KB of ROM
• Enhanced Direct Memory Access Controller 3
(EDMA3):
– 2 Transfer Controllers
– 32 Independent DMA Channels
– 8 Quick DMA Channels
– Programmable Transfer Burst Size
• 128KB of RAM Memory
• 3.3-V LVCMOS I/Os (Except for USB Interface)
• Two External Memory Interfaces:
– EMIFA
– NOR (8-Bit-Wide Data)
– NAND (8-Bit-Wide Data)
– EMIFB
– 16-Bit SDRAM With 128-MB Address Space
• Three Configurable 16550-Type UART Modules:
– UART0 With Modem Control Signals
– 16-Byte FIFO
– 16x or 13x Oversampling Option
– Autoflow Control Signals (CTS, RTS) on UART0
Only
• Two Serial Peripheral Interfaces (SPIs) Each With
One Chip Select
• Programmable Real-Time Unit Subsystem
(PRUSS)
– Two Independent Programmable Real-Time Unit
(PRU) Cores
– 32-Bit Load-Store RISC Architecture
– 4KB of Instruction RAM per Core
– 512 Bytes of Data RAM per Core
– PRUSS can be Disabled Through Software to
Save Power
– Standard Power-Management Mechanism
– Clock Gating
– Entire Subsystem Under a Single PSC Clock
Gating Domain
– Dedicated Interrupt Controller
– Dedicated Switched Central Resource
• Multimedia Card (MMC)/Secure Digital (SD) Card
Interface With Secure Data I/O (SDIO)
• Two Master and Slave Inter-Integrated Circuit (I
2
C
Bus™)
• USB 2.0 OTG Port With Integrated PHY (USB0)
– USB 2.0 Full-Speed Client
– USB 2.0 Full- and Low-Speed Host
– End Point 0 (Control)
– End Points 1, 2, 3, and 4 (Control, Bulk,
Interrupt, or ISOC) RX and TX
• Two Multichannel Audio Serial Ports (McASPs):
– Six Clock Zones and 28 Serial Data Pins
– Supports TDM, I2S, and Similar Formats
– FIFO Buffers for Transmit and Receive
• 10/100 Mbps Ethernet MAC (EMAC):
– IEEE 802.3 Compliant (3.3-V I/O Only)
– RMII Media-Independent Interface
– Management Data I/O (MDIO) Module
• One 64-Bit General-Purpose Timer (Configurable
as Two 32-Bit Timers)
• One 64-Bit General-Purpose Watchdog Timer
(Configurable as Two 32-Bit General-Purpose
Timers)
• Three Enhanced Pulse Width Modulators
(eHRPWMs):
– Dedicated 16-Bit Time-Base Counter With
Period and Frequency Control
– 6 Single-Edge, 6 Dual-Edge Symmetric, or 3
Dual-Edge Asymmetric Outputs
– Dead-Band Generation
– PWM Chopping by High-Frequency Carrier
– Trip Zone Input
• Three 32-Bit Enhanced Capture (eCAP) Modules:
– Configurable as 3 Capture Inputs or 3 Auxiliary
Pulse Width Modulator (APWM) Outputs
– Single-Shot Capture of up to Four Event
Timestamps
• Two 32-Bit Enhanced Quadrature Encoder Pulse
(eQEP) Modules
• 176-Pin PowerPAD™ Plastic Quad Flat Pack [PTP
suffix], 0.5-mm Pin Pitch
• Commercial, Industrial, or Extended Temperature
Verzeichnis
- ・ Konfiguration des Pinbelegungsdiagramms on Seite 12 Seite 28 Seite 68
- ・ Abmessungen des Paketumrisses on Seite 160
- ・ Markierungsinformationen on Seite 160
- ・ Blockdiagramm on Seite 3 Seite 66 Seite 86 Seite 97 Seite 116
- ・ Technische Daten on Seite 33 Seite 37 Seite 38 Seite 39 Seite 40
- ・ Anwendungsbereich on Seite 2
- ・ Elektrische Spezifikation on Seite 36 Seite 37 Seite 38 Seite 39 Seite 40
