herunterladen
CDCE(L)9xx
Clock
Ethernet
PHY
USB
Controller
WiFi
FPGA
25
MHz
Copyright © 2016, Texas Instruments Incorporated
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
CDCE949
,
CDCEL949
SCAS844F –AUGUST 2007–REVISED OCTOBER 2016
CDCE(L)913: Flexible Low Power LVCMOS Clock Generator
With SSC Support for EMI Reduction
1
1 Features
1
• Member of Programmable Clock Generator
Family
– CDCEx913: 1 PLLs, 3 Outputs
– CDCEx925: 2 PLLs, 5 Outputs
– CDCEx937: 3 PLLs, 7 Outputs
– CDCEx949: 4 PLLs, 9 Outputs
• In-System Programmability and EEPROM
– Serial Programmable Volatile Register
– Nonvolatile EEPROM to Store Customer
Settings
• Flexible Input Clocking Concept
– External Crystal: 8 to 32 MHz
– On-Chip VCXO: Pull-Range ±150 ppm
– Single-Ended LVCMOS Up to 160 MHz
• Free Selectable Output Frequency Up to 230 MHz
• Low-Noise PLL Core
– PLL Loop Filter Components Integrated
– Low Period Jitter (Typical 60 ps)
• Separate Output Supply Pins
– CDCE949: 3.3 V and 2.5 V
– CDCEL949: 1.8 V
• Flexible Clock Driver
– Three User-Definable Control Inputs
[S0/S1/S2], for Example, SSC Selection,
Frequency Switching, Output Enable or Power
Down
– Generates Highly Accurate Clocks for Video,
Audio, USB, IEEE1394, RFID, Bluetooth
®
,
WLAN, Ethernet™, and GPS
– Generates Common Clock Frequencies Used
With TI-DaVinci™, OMAP™, DSPs
– Programmable SSC Modulation
– Enables 0-PPM Clock Generation
• 1.8-V Device Core Supply
• Wide Temperature Range: –40°C to 85° C
• Packaged in TSSOP
• Development and Programming Kit for Easy PLL
Design and Programming (TI Pro-Clock™)
2 Applications
D-TVs, STBs, IP-STBs, DVD Players, DVD
Recorders, and Printers
3 Description
The CDCE949 and CDCEL949 are modular PLL-
based low cost, high-performance, programmable
clock synthesizers, multipliers and dividers. They
generate up to 9 output clocks from a single input
frequency. Each output can be programmed in-
system for any clock frequency up to 230 MHz, using
up to four independent configurable PLLs.
The CDCEx949 has separate output supply pins,
V
DDOUT
, 1.8 V for the CDCEL949, and 2.5 V to 3.3 V
for CDCE949.
The input accepts an external crystal or LVCMOS
clock signal. If an external crystal is used, an on-chip
load capacitor is adequate for most applications. The
value of the load capacitor is programmable from 0 to
20 pF. Additionally, an on-chip VCXO is selectable,
allowing synchronization of the output frequency to an
external control signal, that is, a PWM signal.
Device Information
(1)
PART NUMBER PACKAGE BODY SIZE (NOM)
CDCE949
CDCEL949
TSSOP (24) 7.80 mm × 4.40 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Typical Application Schematic
Verzeichnis
- ・ Konfiguration des Pinbelegungsdiagramms on Seite 4 Seite 5
- ・ Abmessungen des Paketumrisses on Seite 35 Seite 37 Seite 38
- ・ Markierungsinformationen on Seite 35 Seite 36
- ・ Blockdiagramm on Seite 1 Seite 13
- ・ Typisches Anwendungsschaltbild on Seite 1 Seite 27 Seite 28 Seite 29 Seite 30
- ・ Technische Daten on Seite 5
- ・ Anwendungsbereich on Seite 1 Seite 41
- ・ Elektrische Spezifikation on Seite 7 Seite 8
