Web Analytics
Datasheet
Teiledatenblatt > Clock Buffer, Driver, PLL IC > TI > CDCM1802RGTTG4 Datenblatt-PDF > CDCM1802RGTTG4 Programmierhandbuch Seite 1/30
CDCM1802RGTTG4
€ 6.64
Preis von AiPCBA

CDCM1802RGTTG4 Programmierhandbuch - TI

Aktualisierte Uhrzeit: 2025-06-17 15:28:43 (UTC+8)

CDCM1802RGTTG4 Programmierhandbuch

Seite:von 30
PDF herunterladen
Neu laden
herunterladen
CDCM1802
S0
S1
EN
R
EN
= 60lQ
R
S1
= 0
R
S0
= open
Setting for Mode 4:
EN = V
DD
/2
S1 = 0
S0 = 1
IN, IN
Y0,Y0
250 MHz
Y1
125 MHz
125 MHz
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
CDCM1802
SCAS759B APRIL 2004REVISED NOVEMBER 2015
CDCM1802 Clock Buffer With Programmable Divider,
LVPECL I/O + Additional LVCMOS Output
1 Features 3 Description
The CDCM1802 clock driver distributes one pair of
1
Distributes One Differential Clock Input to One
differential clock input to one LVPECL differential
LVPECL Differential Clock Output and One
clock output pair, Y0 and Y0, and one single-ended
LVCMOS Single-Ended Output
LVCMOS output, Y1. It is specifically designed for
Programmable Output Divider for Both LVPECL
driving 50-Ω transmission lines. The LVCMOS output
and LVCMOS Outputs
is delayed by 1.6 ns over the PECL output stage to
minimize noise impact during signal transitions.
1.6-ns Output Skew Between LVCMOS and
LVPECL Transitions Minimizing Noise
The CDCM1802 has two control pins, S0 and S1, to
3.3-V Power Supply (2.5-V Functional)
select different output mode settings. The S[1:0] pins
are 3-level inputs. Additionally, an enable pin EN is
Signaling Rate Up to 800-MHz LVPECL and
provided to disable or enable all outputs
200-MHz LVCMOS
simultaneously. The CDCM1802 is characterized for
Differential Input Stage for Wide Common-Mode
operation from 40°C to 85°C.
Range Also Provides VBB Bias Voltage Output for
For single-ended driver applications, the CDCM1802
Single-Ended Input Signals
provides a VBB output pin that can be directly
Receiver Input Threshold ±75 mV
connected to the unused input as a common-mode
16-Pin VQFN Package (3.00 mm × 3.00 mm)
voltage reference.
Device Information
(1)
2 Applications
PART NUMBER PACKAGE BODY SIZE (NOM)
Networking and Data Communications
CDCM1802 VQFN (16) 3.00 mm × 3.00 mm
Medical Imaging
(1) For all available packages, see the orderable addendum at
Portable Test and Measurement
the end of the data sheet.
High-end A/V
Application Example
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
Verzeichnis

CDCM1802RGTTG4 Datenblatt-PDF

CDCM1802RGTTG4 Datenblatt PDF
TI
30 Seiten, 1439 KB
CDCM1802RGTTG4 Programmierhandbuch
TI
30 Seiten, 1418 KB
CDCM1802RGTTG4 Anderes Datenblatt
TI
5 Seiten, 180 KB

CDCM1802 Datenblatt-PDF

CDCM1802
Datenblatt PDF
TI
Clock Buffer w/Programmable Divider LVPECL I/O + addl LVCMOS output
CDCM1802RGTT
Datenblatt PDF
TI
Clock Buffer/Divider -40℃ to 85℃ 16Pin VQFN EP T/R
CDCM1802RGTR
Datenblatt PDF
TI
Clock Buffer/Divider -40℃ to 85℃ 16Pin VQFN EP T/R
CDCM1802RGTTG4
Datenblatt PDF
TI
Clock Buffer/Divider -40℃ to 85℃ 16Pin VQFN EP T/R
CDCM1802RGTRG4
Datenblatt PDF
TI
Clock Buffer/Divider -40℃ to 85℃ 16Pin VQFN EP T/R
Datenblatt-PDF-Suche
Suche
100 Millionen Datenblatt-PDF, aktualisieren Sie mehr als 5.000 PDF-Dateien pro Tag.
Kontakt online
Bonnie - AiPCBA Sales Manager Online, vor 5 Minuten
Ihre E-Mail *
Nachricht *
Senden