Web Analytics
Datasheet
Teiledatenblatt > Clock Buffer, Driver, PLL IC > TI > CDCP1803RGET Datenblatt-PDF > CDCP1803RGET Programmierhandbuch Seite 1/25
CDCP1803RGET
€ 7.64
Preis von AiPCBA

CDCP1803RGET Programmierhandbuch - TI

Aktualisierte Uhrzeit: 2025-06-15 10:42:32 (UTC+8)

CDCP1803RGET Programmierhandbuch

Seite:von 25
PDF herunterladen
Neu laden
herunterladen
(1)
Thermal pad must be connected to V
SS
.
P0025-02
18
17
16
15
14
13
S0
V
DD
1
Y1
Y1
V
DD
1
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
EN
V
DD
PECL
IN
IN
V
DD
PECL
VBB
S2
V
DD
0
Y0
Y0
V
DD
0
S1
V
SS
V
DD
2
Y2
Y2
V
DD
2
NC
V
SS
(1)
RTH PACKAGE
(TOP VIEW)
V
SS
(1)
S0
V
DD
1
Y1
Y1
V
DD
1
V
SS
18
17
16
15
14
13
1
2
3
4
5
6
EN
V
DD
PECL
IN
IN
V
DD
PECL
VBB
24 23 22 21 20 19
7 8 9 10 11 12
S2
V
DD
0
Y0
Y0
V
DD
0
S1
V
SS
V
DD
2
Y2
Y2
V
DD
2
NC
RGE PACKAGE
(TOP VIEW)
(1)
Thermal pad must be connected to V
SS
.
P0024-02
CDCP1803
www.ti.com
SCAS727F NOVEMBER 2003REVISED DECEMBER 2013
1:3 LVPECL CLOCK BUFFER
WITH PROGRAMMABLE DIVIDER
Check for Samples: CDCP1803
1
FEATURES
Distributes One Differential Clock Input to
Three LVPECL Differential Clock Outputs
Programmable Output Divider for Two LVPECL
Outputs
Low-Output Skew 15 ps (Typical)
V
CC
Range 3 V–3.6 V
Signaling Rate Up to 800-MHz LVPECL
Differential Input Stage for Wide Common-
Mode Range
Provides VBB Bias Voltage Output for Single-
Ended Input Signals
Receiver Input Threshold ±75 mV
24-Terminal QFN Package (4 mm × 4 mm)
Accepts Any Differential Signaling:
LVDS, HSTL, CML, VML, SSTL-2, and
Single-Ended: LVTTL/LVCMOS
DESCRIPTION
The CDCP1803 clock driver distributes one pair of
differential clock inputs to three pairs of LVPECL
differential clock outputs Y[2:0] and Y[2:0] with
minimum skew for clock distribution. The CDCP1803
is specifically designed for driving 50- transmission
lines.
The CDCP1803 has three control terminals, S0, S1,
and S2, to select different output mode settings; see
Table 1 for details. The CDCP1803 is characterized
for operation from –40°C to 85°C. For use in single-
ended driver applications, the CDCP1803 also
provides a VBB output terminal that can be directly
connected to the unused input as a common-mode
voltage reference.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright © 2003–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Verzeichnis

CDCP1803RGET Datenblatt-PDF

CDCP1803RGET Datenblatt PDF
TI
33 Seiten, 1348 KB
CDCP1803RGET Benutzerreferenzhandbuch
TI
31 Seiten, 2815 KB
CDCP1803RGET Programmierhandbuch
TI
25 Seiten, 923 KB
CDCP1803RGET Andere Referenzen
TI
1 Seiten, 145 KB

CDCP1803 Datenblatt-PDF

CDCP1803
Datenblatt PDF
TI
The CDCP1803 clock driver distributes one pair of differential clock inputs to three pairs of LVPECL differential clo...
CDCP1803RGET
Datenblatt PDF
TI
Clock Divider -40℃ to 85℃ 24Pin VQFN EP T/R
CDCP1803RGER
Datenblatt PDF
TI
Clock Divider -40℃ to 85℃ 24Pin VQFN EP T/R
CDCP1803MRGETEP
Datenblatt PDF
TI
Clock Divider -55℃ to 125℃ 24Pin VQFN EP T/R
CDCP1803RGETG4
Datenblatt PDF
TI
Clock Divider -40℃ to 85℃ 24Pin VQFN EP T/R
CDCP1803RTHT
Datenblatt PDF
TI
1: 3 LVPECL Clock Buffer with Programable Divider 24-VQFN -40℃ to 85℃
CDCP1803RTHR
Datenblatt PDF
TI
Clock Divider -40℃ to 85℃ 24Pin VQFN EP T/R
CDCP1803RGERG4
Datenblatt PDF
TI
Clock Divider -40℃ to 85℃ 24Pin VQFN EP T/R
CDCP1803-EP
Programmierhandbuch
TI
Enhanced Product 1:3 LVPECL Clock Buffer With Programmable Divider 24-VQFN -55 to 1258
Datenblatt-PDF-Suche
Suche
100 Millionen Datenblatt-PDF, aktualisieren Sie mehr als 5.000 PDF-Dateien pro Tag.
Dokumentation beziehen: CDCP1803 Datenblatt PDF
Kontakt online
Bonnie - AiPCBA Sales Manager Online, vor 5 Minuten
Ihre E-Mail *
Nachricht *
Senden