herunterladen
CY22801
Universal Programmable Clock Generator
(UPCG)
Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600
Document Number: 001-15571 Rev. *L Revised June 26, 2015
Universal Programmable Clock Generator (UPCG)
Features
■ Integrated phase-locked loop (PLL)
■ Field-Programmable
■ Input frequency range:
❐ Crystal: 8 MHz to 30 MHz
❐ CLKIN: 1 MHz to 133 MHz
■ Low-voltage complementary metal oxide semiconductor
(LVCMOS) output frequency:
❐ Up to 200 MHz (commercial grade)
❐ Up to 166.6 MHz (industrial grade)
■ Special Features:
❐ Spread Spectrum
❐ VCXO
❐ Inputs: PD or OE, FS
■ Low-jitter, high-accuracy outputs
■ 3.3 V operation
■ Commercial and industrial temperature ranges
■ 8-pin small-outline integrated circuit (SOIC) package
■ Serial interface for device configuration
Functional Description
The CY22801 is a flash-programmable clock generator that
supports various applications in consumer and communications
markets. The device uses the Cypress-proprietary PLL along
with Spread Spectrum and VCXO technology to make it one of
the most versatile clock synthesizers in the market. The device
uses a Cypress-proprietary PLL to drive up to three configurable
outputs in an 8-pin SOIC.
The CY22801 is programmed with an easy-to-use programmer
dongle, the CY36800, in conjunction with the CyClocksRT™
software. This enables fast sample generation of prototype
builds for user-defined frequencies. Cypress’s value-added
distribution partners and third-party programming systems from
BP Microsystems, HiLo Systems, and others, can also be
contacted for large production quantities. A JEDEC file needs to
be configured to program CY22801, which can be generated
using the CyClocksRT™ software.
For a complete list of related documentation, click here.
Logic Block Diagram
VCXO
with Logic
PLL
Divider
1
Divider
2
Switch
Matrix
Serial I/F
with
Control
Logic
XIN/CLKIN
XOUT
SDAT/FS0/
VCXO/OE
/PD#
SCLK
/FS1
VCXO
SDAT
/FS0
/PD#
OE
FS2
CLKA
CLKB/
FS1/
SCLK
CLKC
/FS2
REF
Verzeichnis
- ・ Konfiguration des Pinbelegungsdiagramms on Seite 3
- ・ Abmessungen des Paketumrisses on Seite 21
- ・ Teilenummerierungssystem on Seite 20
- ・ Blockdiagramm on Seite 1 Seite 4 Seite 6
- ・ Typisches Anwendungsschaltbild on Seite 17
- ・ Beschreibung der Funktionen on Seite 1
- ・ Technische Daten on Seite 14 Seite 15 Seite 19
- ・ Anwendungsbereich on Seite 14
- ・ Elektrische Spezifikation on Seite 15 Seite 16
