CY8C21634/CY8C21534/CY8C21434
CY8C21334/CY8C21234
PSoC
®
Programmable System-on-Chip™
Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600
Document Number: 38-12025 Rev. AG Revised February 25, 2015
PSoC
®
Programmable System-on-Chip™
Features
■ Powerful Harvard-architecture processor
❐ M8C processor speeds up to 24 MHz
❐ Low power at high speed
❐ Operating voltage: 2.4 V to 5.25 V
❐ Operating voltages down to 1.0 V using on-chip switch mode
pump (SMP)
❐ Industrial temperature range: –40 °C to +85 °C
■ Advanced peripherals (PSoC
®
blocks)
❐ Four analog Type E PSoC blocks provide:
• Two comparators with digital-to-analog converter (DAC)
references
• Single or dual 10-bit 28 channel analog-to-digital
converters (ADC)
❐ Four digital PSoC blocks provide:
• 8- to 32-bit timers, counters, and pulse width modulators
(PWMs)
• Cyclical redundancy check (CRC) and pseudo random
sequence (PRS) modules
• Full-duplex universal asynchronous receiver transmitter
(UART), serial peripheral interface (SPI) master or slave
• Connectable to all general purpose I/O (GPIO) pins
❐ Complex peripherals by combining blocks
■ Flexible on-chip memory
❐ 8 KB flash program storage 50,000 erase/write cycles
❐ 512 bytes static random access memory (SRAM) data
storage
❐ In-system serial programming (ISSP)
❐ Partial flash updates
❐ Flexible protection modes
❐ EEPROM emulation in flash
■ Complete development tools
❐ Free development software (PSoC Designer™)
❐ Full-featured, in-circuit emulator (ICE) and programmer
❐ Full-speed emulation
❐ Complex breakpoint structure
❐ 128-KB trace memory
■ Precision, programmable clocking
❐ Internal ±2.5% 24- / 48-MHz main oscillator
[1]
❐ Internal oscillator for watchdog and sleep
■ Programmable pin configurations
❐ 25-mA sink, 10-mA source on all GPIOs
❐ Pull-up, pull-down, high Z, strong, or open-drain drive modes
on all GPIOs
❐ Up to eight analog inputs on GPIOs
❐ Configurable interrupt on all GPIOs
■ Versatile analog mux
❐ Common internal analog bus
❐ Simultaneous connection of I/O combinations
❐ Capacitive sensing application capability
■ Additional system resources
❐ I
2
C
[2]
master, slave, and multi-master to 400 kHz
❐ Watchdog and sleep timers
❐ User-configurable low-voltage detection (LVD)
❐ Integrated supervisory circuit
❐ On-chip precision voltage reference
Logic Block Diagram
Errata: For information on silicon errata, see “Errata” on page 49. Details include trigger conditions, devices affected, and proposed workaround.
Notes
1. Errata: The worst case IMO frequency deviation when operated below 0 °C and above +70 °C and within the upper and lower datasheet temperature range is ±5%.
2. Errata:The I
2
C block exhibits occasional data and bus corruption errors when the I
2
C master initiates transactions while the device is transitioning in to or out of sleep
mode.
Verzeichnis
- ・ Konfiguration des Pinbelegungsdiagramms on Seite 9 Seite 10 Seite 11 Seite 13 Seite 14
- ・ Abmessungen des Paketumrisses on Seite 34 Seite 35 Seite 36 Seite 37
- ・ Teilenummerierungssystem on Seite 41 Seite 42 Seite 49
- ・ Blockdiagramm on Seite 1 Seite 4 Seite 5
- ・ Schweißen Temperatur on Seite 38
- ・ Beschreibung der Funktionen on Seite 29 Seite 30
- ・ Technische Daten on Seite 19 Seite 20 Seite 21 Seite 22 Seite 23
- ・ Anwendungsbereich on Seite 41
- ・ Elektrische Spezifikation on Seite 20 Seite 26
- ・ Teilenummernliste on Seite 49
