herunterladen
CY8C28243/CY8C28403/CY8C28413
CY8C28433/CY8C28445/CY8C28452
CY8C28513/CY8C28545
CY8C28623/CY8C28643/CY8C28645
PSoC
®
Programmable System-on-Chip™
Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600
Document Number: 001-48111 Rev. *O Revised September 10, 2015
PSoC
®
Programmable System-on-Chip™
Features
■ Varied resource options within one PSoC
®
device group
■ Powerful Harvard-architecture processor
❐ M8C processor speeds up to 24 MHz
❐ 8 × 8 Multiply, 32-bit accumulate
❐ Low power at high speed
❐ Operating voltage: 3.0 V to 5.25 V
❐ Operating voltages down to 1.5 V Using on-chip switched
mode pump (SMP)
❐ Industrial temperature range: –40 °C to +85 °C
■ Advanced reconfigurable peripherals (PSoC Blocks)
❐ Up to 12 rail-to-rail analog PSoC blocks provide:
• Up to 14-bit ADCs
• Up to 9-bit DACs
• Programmable gain amplifiers
• Programmable filters and comparators
• Multiple ADC configurations
• Dedicated SAR ADC, up to 142 ksps with sample and hold
• Up to 4 synchronized or independent delta-sigma ADCs for
advanced applications
❐ Up to 4 limited type E analog blocks provide:
• Dual channel capacitive sensing capability
• Comparators with programmable DAC reference
• Up to 10-bit single-slope ADCs
❐ Up to 12 digital PSoC blocks provide:
• 8- to 32-bit timers and counters, 8- and 16-bit pulse-width
modulators (PWMs)
• Shift register, CRC, and PRS modules
• Up to 3 full-duplex UARTs
• Up to 6 half-duplex UARTs
• Multiple variable data length SPI masters or slaves
• Connectable to all GPIOs
❐ Complex peripherals by combining blocks
■ Precision, programmable clocking
❐ Internal ±2.5% 24/48 MHz main oscillator
❐ Optional 32.768 kHz crystal for precise on-chip clocks
❐ Optional external oscillator, up to 24 MHz
❐ Internal low speed, low power oscillator for watchdog and
sleep functionality
■ Flexible on-chip memory
❐ 16 KB flash program storage 50,000 erase/write cycles
❐ 1-KB SRAM data storage
❐ In-system serial programming (ISSP)
❐ Partial flash updates
❐ Flexible protection modes
❐ EEPROM emulation in flash
■ Programmable Pin configurations
❐ 25 mA sink, 10 mA drive on all GPIOs
❐ Pull-up, pull-down, high Z, strong, or open-drain drive modes
on all GPIOs
❐ Analog input on all GPIOs
❐ 30 mA analog outputs on GPIOs
❐ Configurable interrupt on all GPIOs
■ Additional system resources
❐ Up to two hardware I
2
C resources
• Each resource implements slave, master, or multi-master
modes
• Operation between 0 and 400 kHz
❐ Watchdog and Sleep timers
❐ User-configurable low voltage detection
❐ Flexible internal voltage references
❐ Integrated supervisory circuit
❐ On-chip precision voltage reference
■ Complete development tools
❐ Free development software (PSoC
Designer™)
❐ Full featured in-circuit emulator, and programmer
❐ Full speed emulation
❐ Flexible and functional breakpoint structure
❐ 128 KB trace memory
DIGITAL SYSTEM
SRAM
1K
Interrupt
Controller
Sleep and
Watchdog
Multiple Clock Sources
(Includes IMO, ILO, PLL, and ECO)
Global Digital Interconnect
Global Analog Interconnect
PSoC
CORE
CPU Core (M8C)
SROM Flash 16K
Digital
Block
Array
2
MACs
Switch
Mode
Pump
Internal
Voltage
Ref.
Digital
Clocks
POR and LVD
System Resets
4 Type 2
Decimators
SYSTEM RESOURCES
ANALOG SYSTEM
Analog
Ref.
Analog
Input
Muxing
2 I
2
C
Blocks
Port 4 Port 3 Port 2 Port 1 Port 0
Analog
Drivers
System Bus
Analog
Block
Array
Port 5
Logic Block Diagram
Verzeichnis
- ・ Konfiguration des Pinbelegungsdiagramms on Seite 1
- ・ Abmessungen des Paketumrisses on Seite 68 Seite 69 Seite 70 Seite 71
- ・ Teilenummerierungssystem on Seite 4 Seite 75 Seite 76
- ・ Blockdiagramm on Seite 1 Seite 4 Seite 5 Seite 6 Seite 7
- ・ Schweißen Temperatur on Seite 72
- ・ Beschreibung der Funktionen on Seite 63
- ・ Technische Daten on Seite 33 Seite 34 Seite 35 Seite 36 Seite 37
- ・ Anwendungsbereich on Seite 75
- ・ Elektrische Spezifikation on Seite 33 Seite 35 Seite 55
- ・ Teilenummernliste on Seite 83
