herunterladen
ASIC/FPGA
High Speed I/O
Backplane/Cable
Sub-system
Switch Fabric Card
Line Card
OUT
IN
DS64EV400
OUT IN
Tx
Tx
Rx
Rx
ASIC/FPGA
High Speed I/O
DS64EV400
4
4
4
4
DS64EV400
www.ti.com
SNLS281H –AUGUST 2007–REVISED APRIL 2013
DS64EV400 Programmable Quad Equalizer
Check for Samples: DS64EV400
1
FEATURES
DESCRIPTION
The DS64EV400 programmable quad equalizer
2
• Equalizes up to 24 dB Loss at 10 Gbps
provides compensation for transmission medium
• Equalizes up to 22 dB Loss at 6.4 Gbps
losses and reduces the medium-induced deterministic
• 8 Levels of Programmable Equalization
jitter for four NRZ data channels. The DS64EV400 is
optimized for operation up to 10 Gbps for both cables
• Settable through Control Pins or SMBus
and FR4 traces. Each equalizer channel has eight
Tnterface
levels of input equalization that can be programmed
• Operates up to 10 Gbps with 30” FR4 Traces
by three control pins, or individually through a Serial
• Operates up to 6.4 Gbps with 40” FR4 Traces
Management Bus (SMBus) interface.
• 0.175 UI Residual Deterministic Jitter at 6.4
The equalizer supports both AC and DC-coupled data
Gbps with 40” FR4 Traces
paths for long run length data patterns such as
PRBS-31, and balanced codes such as 8b/10b. The
• Single 2.5V or 3.3V Power Supply
device uses differential current-mode logic (CML)
• Signal Detect for Individual Channels
inputs and outputs. The DS64EV400 is available in a
• Standby Mode for Individual Channels
7 mm x 7 mm 48-pin leadless WQFN package.
• Supports AC or DC-Coupling with Wide Input
Power is supplied from either a 2.5V or 3.3V supply.
Common-Mode
• Low Power Consumption: 375 mW Typ at 2.5V
• Small 7 mm x 7 mm 48-Pin WQFN Package
• 9 kV HBM ESD Rating
• -40 to 85°C Operating Temperature Range
Simplified Application Diagram
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Copyright © 2007–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Verzeichnis
- ・ Konfiguration des Pinbelegungsdiagramms on Seite 2
- ・ Abmessungen des Paketumrisses on Seite 17 Seite 19 Seite 20
- ・ Markierungsinformationen on Seite 17
- ・ Blockdiagramm on Seite 11
- ・ Beschreibung der Funktionen on Seite 10
- ・ Technische Daten on Seite 3 Seite 4 Seite 6
- ・ Anwendungsbereich on Seite 13 Seite 22
- ・ Elektrische Spezifikation on Seite 4 Seite 5 Seite 6
