herunterladen
56800E Core
40 MIPS
40 MHz
144 LQFP
COP/Watchdog
Quadrature Decoder
PLL
Up to 62 GPIO
(8) 16-bit Timer
Program Memory
16 KB Boot Flash
16 KB
RAM
Data Memory
16-ch., 12-bit
ADC
JTAG/EOnCE
(2) SCI
(2) SPI
Power Management
256 KB
Flash
6 Channels PWM
External Memory
Interface
Digital Signal Controllers
56F8156
Overview
Are features being added to your design as you
get ready to begin production? Have you ever
dreamed of the day you would have an easy
solution for this dilemma? Dream no more!
The 56F8156 offers twice as much Program Flash,
Data RAM and Boot Flash as the 56F8145, while
providing complete pin-for-pin compatibility.
Doubling your application’s memory has never
been so easy! Continue to enjoy all the benefits of
using a hybrid architecture and sophisticated
peripherals with the additional memory you require
to expand the capabilities of your product.
Target Applications
> Polyphase metering
> UPS
> Electric vehicles
> Currency validation
> Industrial control/
connectivity
> Home appliances
> Smart relays
> Fire and security
systems
> Medical monitoring
5
6800E Core Features Benefits
> Up to 40 MIPS at a guaranteed
40 MHz core frequency
> DSP and microcontroller (MCU)
functionality in a unified,
C
-efficient architecture
> JTAG/enhanced on-chip emulation
(EOnCE™) for unobtrusive,
real-time debugging
> Four 36-bit accumulators
> 16- and 32-bit bidirectional
barrel shifter
> Parallel instruction set with unique
addressing modes
> Hardware DO and REP loops available
> Three internal address buses
> Four internal data buses
> Architectural support for 8-, 16- and
32-bit single-cycle data fetches
> MCU-style software stack support
> Controller-style addressing modes
and instructions
> Single-cycle 16 x 16-bit parallel
multiplier-accumulator (MAC)
> Proven to deliver more control
functionality with a smaller memory
footprint than competing architectures
> Hybrid architecture facilitates
implementation of both control and
s
ignal processing functions
in a single device
> High-performance, secured Flash
m
emory eliminates the need for
external storage devices
> Extended temperature range
up to +105ºC allows for operation
of nonvolatile memory in
industrial applications
> Flash memory emulation of EEPROM
eliminates the need for external
nonvolatile memory
> 32-bit performance with 16-bit
code density
> On-chip voltage regulator and power
management reduce overall system cost
> Off-chip memory expansion capabilities
allow for glueless interfacing with the
additional memory of external devices
without sacrificing performance
> This device boots directly from Flash,
providing additional application flexibility
>
High-performance pulse-width
modulation (PWM) with programmable
fault capability simplifies design
and promotes compliance with
safety regulations
> PWM and analog-to-digital converter
(ADC) modules are tightly coupled to
reduce processing overhead
> Low-voltage interrupts (LVIs) protect the
system from brownout or power failure
> Simple in-application Flash memory
programming via EOnCE or
serial communication
Verzeichnis
- ・ Teilenummerierungssystem on Seite 2
- ・ Technische Daten on Seite 2
- ・ Anwendungsbereich on Seite 1
