Web Analytics
Datasheet
Teiledatenblatt > Power Management IC > NXP > MMPF0100F2AEPR2 Datenblatt-PDF > MMPF0100F2AEPR2 Programmierhandbuch Seite 1/136

MMPF0100F2AEPR2 Programmierhandbuch

Seite:von 136
PDF herunterladen
Neu laden
herunterladen
* This document contains certain information on a new product.
Specifications and information herein are subject to change without notice.
Document Number: MMPF0100
Rev. 17.0, 1/2017
NXP Semiconductors
Data sheet: Advance Information
© NXP Semiconductors N.V. 2017
14 channel configurable power
management integrated circuit
The PF0100 SMARTMOS power management integrated circuit (PMIC)
provides a highly programmable/ configurable architecture, with fully integrated
power devices and minimal external components. With up to six buck
converters, six linear regulators, RTC supply, and coin-cell charger, the
PF0100 can provide power for a complete system, including applications
processors, memory, and system peripherals, in a wide range of applications.
With on-chip one time programmable (OTP) memory, the PF0100 is available
in pre-programmed standard versions, or non-programmed to support custom
programming. The PF0100 is defined to power an entire embedded MCU
platform solution such as i.MX 6 based eReader, IPTV, medical monitoring, and
home/factory automation.
Features:
Four to six buck converters, depending on configuration
Single/Dual phase/ parallel options
DDR termination tracking mode option
Boost regulator to 5.0 V output
Six general purpose linear regulators
Programmable output voltage, sequence, and timing
OTP (one time programmable) memory for device configuration
Coin cell charger and RTC supply
DDR termination reference voltage
Power control logic with processor interface and event detection
•I
2
C control
Individually programmable ON, OFF, and standby modes
Figure 1. Simplified application diagram
POWER MANAGEMENT
PF0100
Applications:
Tablets
•IPTV
eReaders
Set top boxes
Industrial control
Medical monitoring
Home automation/ alarm/ energy management
EP SUFFIX (E-TYPE)
98ASA00405D
56 QFN 8X8
ES SUFFIX (WF-TYPE)
98ASA00589D
56 QFN 8X8
VGEN3
100 mA
VGEN5
100 mA
Camera
Audio
Codec
Cluster/HUD
External AMP
Microphones
Speakers
Front USB
POD
Rear USB
POD
Rear Seat
Infotaiment
Sensors
i.MX 6X
I
2
C Communication
I
2
C Communication
PF0100
Control Signals
Parallel control/GPIOS
LICELL
Charger
COINCELL
Main Supply
2.8 4.5 V
VGEN1
100 mA
VGEN2
250 mA
VGEN4
350 mA
VGEN6
200 mA
SWBST
600 mA
SW3A/B
2500 mA
SW1C
2000 mA
SW1A/B
2500 mA
SW2
2000 mA
SW4
1000 mA
GPS
MIPI
uPCIe
SATA - FLASH
NAND - NOR
Interfaces
Processor Core
Voltages
Camera
VREFDDR
DDR Memory
DDR MEMORY
INTERFACE
SD-MMC/
NAND Mem.
SATA
HDD
WAM
GPS
MIPI
HDMI
LDVS Display
USB
Ethernet
CAN
Verzeichnis

MMPF0100F2AEPR2 Datenblatt-PDF

MMPF0100F2AEPR2 Datenblatt PDF
NXP
6 Seiten, 259 KB
MMPF0100F2AEPR2 Programmierhandbuch
NXP
136 Seiten, 2595 KB
MMPF0100F2AEPR2 Anderes Datenblatt
NXP
14 Seiten, 484 KB
MMPF0100F2AEPR2 Anwendungshinweis
NXP
2 Seiten, 181 KB

MMPF0100F2 Datenblatt-PDF

MMPF0100F2AEP
Datenblatt PDF
NXP
Application Processors 2.8V to 4.5V 56Pin QFN EP Tray
MMPF0100F2EP
Datenblatt PDF
NXP
Application Processors 2.8V to 4.5V 56Pin QFN EP Tray
MMPF0100F2AEPR2
Datenblatt PDF
NXP
Application Processors 2.8V to 4.5V 56Pin QFN EP T/R
MMPF0100F2EP
Datenblatt PDF
Freescale
Application Processors 2.8V to 4.5V 56Pin QFN EP Tray
MMPF0100F2AEP
Programmierhandbuch
Freescale
Power Management IC 2.8V to 4.5V 56Pin QFN EP Tray
MMPF0100F2EPR2
Datenblatt PDF
NXP
Application Processors 2.8V to 4.5V 56Pin QFN EP T/R
MMPF0100F2EPR2
Datenblatt PDF
Freescale
Application Processors 2.8V to 4.5V 56Pin QFN EP T/R
MMPF0100F2AEPR2
Programmierhandbuch
Avnet
MMPF0100F2AEP
Programmierhandbuch
Avnet
Datenblatt-PDF-Suche
Suche
100 Millionen Datenblatt-PDF, aktualisieren Sie mehr als 5.000 PDF-Dateien pro Tag.
Dokumentation beziehen: MMPF0100 Datenblatt PDF
Kontakt online
Bonnie - AiPCBA Sales Manager Online, vor 5 Minuten
Ihre E-Mail *
Nachricht *
Senden