Web Analytics
Datasheet
Teiledatenblatt > Clock Chip, Timing IC > TI > TLC555IP Datenblatt-PDF > TLC555IP Programmierhandbuch Seite 1/25
TLC555IP
€ 0.64
Preis von AiPCBA

TLC555IP Programmierhandbuch - TI

Aktualisierte Uhrzeit: 2025-06-05 21:45:33 (UTC+8)

TLC555IP Programmierhandbuch

Seite:von 25
PDF herunterladen
Neu laden
herunterladen

 
SLFS043F − SEPTEMBER 1983 − REVISED FEBRUARY 2005
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
D Very Low Power Consumption
− 1 mW Typ at V
DD
= 5 V
D Capable of Operation in Astable Mode
D CMOS Output Capable of Swinging Rail
to Rail
D High Output-Current Capability
− Sink 100 mA Typ
− Source 10 mA Typ
D Output Fully Compatible With CMOS, TTL,
and MOS
D Low Supply Current Reduces Spikes
During Output Transitions
D Single-Supply Operation From 2 V to 15 V
D Functionally Interchangeable With the
NE555; Has Same Pinout
D ESD Protection Exceeds 2000 V Per
MIL-STD-883C, Method 3015.2
D Available in Q-Temp Automotive
High Reliability Automotive Applications
Configuration Control/Print Support
Qualification to Automotive Standards
description
The TLC555 is a monolithic timing circuit
fabricated using the TI LinCMOS process. The
timer is fully compatible with CMOS, TTL, and
MOS logic and operates at frequencies up to
2 MHz. Because of its high input impedance, this
device uses smaller timing capacitors than those
used by the NE555. As a result, more accurate
time delays and oscillations are possible. Power
consumption is low across the full range of power
supply voltage.
Like the NE555, the TLC555 has a trigger level equal to approximately one-third of the supply voltage and a
threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of
the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is
set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the
threshold level, the flip-flop is reset and the output is low. The reset input (RESET) can override all other inputs
and can be used to initiate a new timing cycle. If RESET is low, the flip-flop is reset and the output is low.
Whenever the output is low, a low-impedance path is provided between the discharge terminal (DISCH) and
GND. All unused inputs should be tied to an appropriate logic level to prevent false triggering.
While the CMOS output is capable of sinking over 100 mA and sourcing over 10 mA, the TLC555 exhibits greatly
reduced supply-current spikes during output transitions. This minimizes the need for the large decoupling
capacitors required by the NE555.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 1983−2005, Texas Instruments Incorporated
        !
     "   # 
 $%!  &   % 
&   !
LinCMOS is a trademark of Texas Instruments.
3212019
910111213
4
5
6
7
8
18
17
16
15
14
NC
DISCH
NC
THRES
NC
NC
TRIG
NC
OUT
NC
FK PACKAGE
(TOP VIEW)
NC
GND
NC
CONT
NC
V
NC
RESET
NC
NC
DD
D, DB, JG, OR P PACKAGE
(TOP VIEW)
1
2
3
4
8
7
6
5
GND
TRIG
OUT
RESET
V
DD
DISCH
THRES
CONT
NC − No internal connection
1
2
3
4
5
6
7
14
13
12
11
10
9
8
GND
NC
TRIG
NC
OUT
NC
RESET
V
DD
NC
DISCH
NC
THRES
NC
CONT
PW PACKAGE
(TOP VIEW)
    '(')*)+    
 "$ !   " + 
&   %  &   !
Verzeichnis

TLC555IP Datenblatt-PDF

TLC555IP Datenblatt PDF
TI
25 Seiten, 1139 KB
TLC555IP Programmierhandbuch
TI
25 Seiten, 908 KB
TLC555IP Anderes Datenblatt
TI
40 Seiten, 884 KB
TLC555IP Andere Referenzen
TI
1 Seiten, 143 KB

TLC555 Datenblatt-PDF

TLC555
Datenblatt PDF
TI
2.1MHz, 250µA, Low-Power Timer
TLC555CDR
Datenblatt PDF
TI
Timer, LinCMOS IC, Astable, CMOS, MOS, TTL, 2.1MHz, 2V to 15V, SOIC-8
TLC555IDR
Datenblatt PDF
TI
Timer, Oscillator & Pulse Generator IC, LinCMOS, 2.1MHz, Astable, 2V to 15V, SOIC-8
TLC555QDRQ1
Datenblatt PDF
TI
TEXAS INSTRUMENTS TLC555QDRQ1 Timer, Oscillator & Pulse Generator IC, LinCMOS, 2.1MHz, Astable, Monostable, 2V to 15V, SOIC-8
TLC555QDR
Datenblatt PDF
TI
Timer, Oscillator & Pulse Generator IC, LinCMOS, 2.1MHz, Astable, 5V to 15V, SOIC-8
TLC555CP
Datenblatt PDF
TI
Peripheral circuit; astable, timer; 1,33V; 2.1MHz; 2÷15VDC; DIP8
TLC555QDRG4
Datenblatt PDF
TI
TEXAS INSTRUMENTS TLC555QDRG4 Timer, Oscillator & Pulse Generator IC, LinCMOS, 2.1MHz, Astable, 2V to 15V, SOIC-8
TLC555IP
Datenblatt PDF
TI
TEXAS INSTRUMENTS TLC555IP Timer, Oscillator & Pulse Generator IC, LinCMOS, 2.1MHz, Astable, 2V to 15V, DIP-8
TLC555ID
Datenblatt PDF
TI
Timer, Oscillator & Pulse Generator IC, LinCMOS, 2.1MHz, Astable, 2V to 15V, SOIC-8
TLC555CDRG4
Datenblatt PDF
TI
TEXAS INSTRUMENTS TLC555CDRG4 Timer, Oscillator & Pulse Generator IC, LinCMOS, 2.1MHz, Astable, 2V to 15V, SOIC-8
Datenblatt-PDF-Suche
Suche
100 Millionen Datenblatt-PDF, aktualisieren Sie mehr als 5.000 PDF-Dateien pro Tag.
Dokumentation beziehen: TLC555 Datenblatt PDF
Kontakt online
Bonnie - AiPCBA Sales Manager Online, vor 5 Minuten
Ihre E-Mail *
Nachricht *
Senden