herunterladen
© Semiconductor Components Industries, LLC, 2012
January, 2012 − Rev. 4
1 Publication Order Number:
NB7N017M/D
NB7N017M
3.3V SiGe 8-Bit Dual
Modulus Programmable
Divider/Prescaler with CML
Outputs
The NB7N017M is a high speed 8–bit dual modulus
programmable divider/prescaler with 16 mA CML outputs capable
of switching at input frequencies greater than 3.5 GHz. The CML
output structure contains internal 50 W source termination resistor to
V
CC
. The device generates 400 mV output amplitude with 50 W
receiver resistor to V
CC
. This I/O structure enables easy
implementation of the NB7N017M in 50 W systems.
The differential inputs contain 50 W termination resistors to VT
pads and all differential inputs accept RSECL, ECL, LVDS,
LVCMOS, LVTTL, and CML.
Internally, the NB7N017M uses a > 3.5 GHz 8–bit programmable
down counter. A select pin, SEL, is used to select between two
words, Pa[0:7] and Pb[0:7], that are stored in REGa and REGb
respectively. Two parallel load pins, PLa and PLb, are used to load
the level triggered programming registers, REGa and REGb,
respectively. A differential clock enable, CE, pin is available.
The NB7N017M offers a differential output, TC. Terminal count
output, TC, goes high for one clock cycle when the counter has
reached the all zeros state. To reduce output phase noise, TC is
retimed with the rising edge triggered latches.
Features
• Maximum Input Clock Frequency > 3.5 GHz Typical
• Differential CLK Clock Input
• Differential CE Clock Enable Input
• Differential SEL Word Select Input
• 50 W Internal Input and Output Termination Resistors
• Differential TC Terminal Count Output
• All Outputs 16 mA CML with 50 W Internal Source Termination
to V
CC
• All Single–Ended Control Pins CMOS and PECL/NECL
Compatible
• Counter Programmed Using One of Two Single−Ended Words,
Pa[0:7] and Pb[0:7], Stored in REGa and REGb
• REGa and REGb Implemented with Level Triggered Latch
• Compatible with Existing 3.3 V LVEP, EP, and SG Devices
• Ability to Program the Divider without Disturbing Current Settings
• Positive CML Output Operating Range: V
CC
= 3.0 V to 3.465 V
with V
EE
= 0 V
• Negative CML Output Operating Range: V
CC
= 0 V
with V
EE
= –3.0 V to –3.465 V
• V
BB
Reference Voltage Output
• CML Output Level: 400 mV Peak−Peak Output with 50 W Receiver
Resistor to V
CC
• Pb−Free Packages are Available*
A = Assembly Site
WL = Wafer Lot
YY = Year
WW = Work Week
G = Pb−Free Package
*For additional marking information, refer to
Application Note AND8002/D.
QFN−52
MN SUFFIX
CASE 485M
MARKING DIAGRAM*
http://onsemi.com
http://onsemi.com
See detailed ordering and shipping information in the package
dimensions section on page 18 of this data sheet.
ORDERING INFORMATION
*For additional information on our Pb−Free strategy
and soldering details, please download the ON Semi-
conductor Soldering and Mounting Techniques Ref-
erence Manual, SOLDERRM/D.
NB7N
017M
AWLYYWWG
1
52
152
Verzeichnis
