Kürzlich haben wir festgestellt, dass Kriminelle vorgaben, AiPCBA zu sein, um zu betrügen oder zu versuchen, Fälschungen zu verkaufen
ausgefallene Komponenten zu günstigen Preisen.
AiPCBA hat ein
Komponentenprüflabor
im Jahr 2021 mit dem Ziel, qualitätsgesicherte Komponenten bereitzustellen.
Wir empfehlen unseren Kunden dringend, sich für zuverlässige Komponentenlieferanten zu entscheiden.
Bitte beachten Sie, dass die einzigen offiziellen Website- und E-Mail-Suffixe sind
aipcba.com
Funktionsübersicht
The TSB83AA22A is an IEEE Std 1394b-2002 link-layer design and Phy design combined in a single package to meet the demanding requirements of todays 1394 bus applications. The TSB83AA22A device is capable of exceptional 800-Mbps performance; thus, providing the throughput and bandwidth to move data efficiently and quickly between the PCI and 1394 buses. The TSB83AA22A device also provides outstanding ultralow-power operation and intelligent power management capabilities. The device provides the IEEE 1394 LLC function and Phy function and is compatible with 100 Mbps, 200 Mbps, 400 Mbps, and 800 Mbps serial-bus data rates.
The TSB83AA22A operates as the interface between 33-MHz/32-bit PCI local bus and an IEEE Std 1394a-2000 or IEEE Std 1394b-2002 serial bus interface. It is capable of supporting serial data rates at 98.304, 196.608, 393.216, 491.52, or 786.432 Mbps (referred to as S100, S200, S400, S400B, or S800 speeds, respectively). When acting as a PCI bus master, the TSB83AA22A device is capable of multiple cacheline bursts of data, which can transfer at 132M bytes/s for 32-bit transfers after connecting to the memory controller.
Due to the high throughput potential of the TSB83AA22A device, it possible to encounter large PCI and legacy 1394 bus latencies, which can cause the 1394 data to be overrun. To overcome this potential problem, the TSB83AA22A implements deep transmit and receive FIFOs to buffer the 1394 data, thus preventing possible problems due to bus latency. This also ensures that the device can transmit and receive sustained maximum-size isochronous or asynchronous data payloads at S800.
The TSB83AA22A LLC section implements other performance enhancements to improve overall performance of the device, such as: a highly tuned physical data path for enhanced SBP-2 performance, physical post writing buffers, multiple isochronous contexts, and advanced internal arbitration.
The TSB83AA22A LLC section also implements hardware enhancements to better support digital video (DV) and MPEG data stream reception and transmission. These enhancements are enabled through the isochronous receive digital video enhancements register at TI extension offset A80h. These enhancements include automatic time stamp insertion for transmitted DV and MPEG-formatted streams and common isochronous packet (CIP) header stripping for received DV streams.
The CIP format is defined by the IEC 61883-1:1998 specification. The enhancements to the isochronous data contexts are implemented as hardware support for the synchronization timestamp for both DV and audio/video CIP formats. The TSB83AA22A device supports modification of the synchronization timestamp field to ensure that the value inserted via software is not stale that is, less than the current cycle timer when the packet is transmitted.
The TSB83AA22A performance and enhanced throughput make it an excellent choice for todays 1394 PC market; however, the portable, mobile, and even todays desktop PCs power management schemes continue to require devices to use less and less power, and Texas Instruments 1394 product line has continued to raise the bar by providing the lowest-power 1394 devices in the industry. The TSB83AA22A device represents the next evolution of Texas Instruments commitment to meet the challenge of power-sensitive applications. The TSB83AA22A device has ultralow operational power requirements and intelligent power management capabilities that allow it to conserve power autonomously based on the device usage. The TSB83AA22A LLC section fully supports D0, D1, D2, and D3hot/cold power states as specified in the _PC 2001 Design Guide_ requirements and the _PCI Power Management Specification_. PME wake event support is subject to operating system support and implementation.
As required by the _1394 Open Host Controller Interface Specification_ (OHCI) and IEEE Std 1394a-2000, internal control registers are memory-mapped and nonprefetchable. The PCI configuration header is accessed through configuration cycles as specified by the _PCI Local Bus Specification_, and provides plug-and-play (PnP) compatibility. Furthermore, the TSB83AA22A LLC section is fully compliant with the latest _PCI Local Bus Specification_, _PCI Bus Power Management Interface Specification_, IEEE Std 1394b-2002, IEEE Std 1394a-2000, and _1394 Open Host Controller Interface Specification._
The TSB83AA22A Phy section provides the digital and analog transceiver functions needed to implement a two-port node in a cable-based IEEE 1394 network. Each cable port incorporates two differential line transceivers. The transceivers include circuitry to monitor the line conditions as needed for determining connection status, for initialization and arbitration, and for packet reception and transmission.
The TSB83AA22A is powered by multiple voltage supplies, 3.3-V supplies for I/O and the LLC section, and a core voltage supply for the Phy section. The core voltage supply is supplied to the PLLVDD_CORE and DVDD_CORE terminals in accordance with the requirements in the recommended operating conditions. The PLLVDD_CORE terminals must be separated from the DVDD_CORE terminals, the PLLVDD_CORE terminals are decoupled with 1-µF and smaller decoupling capacitors, and the DVDD_CORE terminals separately decoupled with 1-µF and smaller decoupling capacitors. The separation between DVDD_CORE and PLLVDD_CORE can be implemented by separate power supply rails, or by a single power supply rail, where the DVDD_CORE and PLLVDD_CORE are separated by a filter network to keep noise from the PLLVDD_CORE supply. In addition, REG_EN must be asserted low to enable the internal voltage regulator for the LLC section. If REG_EN is not pulled low, the a 1.8-V power rail must be applied to the REG18 pins.
The TSB83AA22A requires an external 98.304-MHz crystal oscillator to generate a reference clock. The external clock drives an internal phase-locked loop (PLL), which generates the required reference signal. This reference signal provides the clock signals that control transmission of the outbound encoded information. The power-down (PD) function, when enabled by asserting the PD terminal high, stops operation of the PLL.
Data bits to be transmitted through the cable ports are latched internally, combined serially, encoded, and transmitted at 98.304, 196.608, 393.216, 491.52, or 983.04 Mbps (referred to as S100, S200, S400, S400B, or S800 speed, respectively) as the outbound information stream.
To ensure that the TSB83AA22A conforms to the IEEE Std 1394b-2002 standard, the BMODE terminal must be asserted.
**NOTE:** The BMODE terminal does not select the cable-interface mode of operation. The BMODE terminal selects the internal Phy sectionLLC section interface mode of operation and affects the arbitration modes on the cable. BMODE must be pulled high during normal operation.
The cable interface can follow either the IEEE Std 1394a-2000 protocol or the IEEE Std 1394b-2002 protocol on both ports. The mode of operation is determined by the interface capabilities of the ports being connected. When either of the ports is connected to an IEEE Std 1394a-2000-compliant device, the cable interface on that port operates in the IEEE Std 1394a-2000 data-strobe mode at a compatible S100, S200, or S400 speed. When a bilingual port is connected to an IEEE Std 1394b-2002-compliant node, the cable interface on that port operates per the IEEE Std 1394b-2002 standard at S400B or S800 speed. The TSB83AA22A automatically determines the correct cable interface connection method for the bilingual ports.
To operate a port as an IEEE Std 1394b-2002 bilingual port, the data-strobe-only terminal for the port (DS0 or DS1) must be pulled to ground through a 1- k resistor. The only time the port must be forced to the data-strobe-only mode is if the port is connected to an IEEE Std 1394a-2000 connector (either 6-pin, which is recommended, or 4-pin). This mode is provided to ensure that IEEE Std 1394b-2002 signaling is never sent across an IEEE Std 1394a-2000 cable.
During packet reception, the serial data bits are split into 2-, 4-, or 8-bit parallel streams by the Phy section and sent to the link-layer controller (LLC) section. The received data is also transmitted (repeated) on the other connected and active cable ports.
Both the twisted pair A (TPA) and the twisted pair B (TPB) cable interfaces incorporate differential comparators to monitor the line states during initialization and arbitration when connected to an IEEE Std 1394a-2000-compliant device. The outputs of these comparators are used by the internal logic to determine the arbitration status. The TPA channel monitors the incoming cable common-mode voltage. The value of this common-mode voltage is used during IEEE Std 1394a-2000-mode arbitration and sets the speed of the next packet transmission. In addition, the TPB channel monitors the incoming cable common-mode voltage on the TPB pair for the presence of the remotely supplied twisted pair bias (TPBIAS) voltage.
When connected to an IEEE Std 1394a-2000-compliant node, the TSB83AA22A Phy section provides a 1.86-V nominal bias voltage at the TPBIAS terminal for port termination. The Phy section contains two independent TPBIAS circuits (one for each port). This bias voltage, when seen through a cable by a remote receiver, indicates the presence of an active connection. This bias voltage source must be stabilized by an external filter capacitor of 1 µF.
The line drivers in the TSB83AA22A Phy section are designed to work with external 112- and 270 pF. The values of the external line-termination resistors are selected to meet the standard specifications when connected in parallel with the internal receiver circuits. A precision external resistor connected between the R0 and R1 terminals sets the driver output current, along with other internal operating currents.
When the power supply of the TSB83AA22A is off while the twisted-pair cables are connected, the TSB83AA22A transmitter and receiver circuitry present to the cable a high-impedance signal that does not load the device at the other end of the cable.
When the TSB83AA22A Phy section is used without one or more of the ports brought out to a connector, the twisted-pair terminals of the unused ports must be terminated for reliable operation. For each unused port, the port must be forced to the IEEE Std 1394a-2000-only mode (data-strobe-only mode), after which the TPB+ and TPB- terminals can be tied together and then pulled to ground; or the TPB+ and TPB- terminals can be connected to the suggested normal termination network. The TPA+ and TPA- terminals of an unused port can be left unconnected. The TPBIAS terminal can be connected through a 1-µF capacitor to ground or left unconnected.
The TESTM, TESTW, SE, and SM terminals are used to set up various manufacturing test conditions. For normal operation, the TESTM and TESTW terminals must be connected to VDD through a 1-k resistor.
Three package terminals are used as inputs to set the default value for three configuration status bits in the self-ID packet. They can be pulled high through a 1-k resistor or hardwired low as a function of the equipment design. The PC0, PC1, and PC2 terminals indicate the default power class status for the node (the need for power from the cable or the ability to supply power to the cable). The contender bit in the Phy register set indicates that the node is a contender either for the isochronous resource manager (IRM) or for the bus manager (BM). On the TSB83AA22A, this bit can only be set by a write to the Phy register set. If a node is to be a contender for IRM or BM, then the node software must set this bit in the Phy register set.
The LPS (link power status) terminal of the Phy section works with the LKON terminal to manage the power usage in the node. The PHY_LPS signal from the LLC section is used in conjunction with the LCtrl bit to indicate the active/power status of the LLC section. The LPS signal also resets, disables, and initializes the Phy sectionLLC section interface (the state of the PHY sectionLLC section interface is controlled solely by the LPS input regardless of the state of the LCtrl bit). The LPS terminal of the Phy section must be connected to the PHY_LPS terminal of the LLC section during normal operation.
The LPS input is considered inactive if it remains low for more than the LPS_RESET time (see the LPS terminal definition) and is considered active otherwise. When the Phy section detects that the LPS input is inactive, the PHY sectionLLC section interface is placed into a low-power reset state in which the CTL and D outputs are held in the logic 0 state and the LREQ input is ignored; however, the PCLK output remains active. If the LPS input remains low for more than the LPS_DISABLE time (see the LPS terminal definition), then the Phy sectionLLC section interface is put into a low-power disabled state in which the PCLK output is also held inactive. The TSB83AA22A continues the necessary Phy repeater functions required for normal network operation regardless of the state of the Phy sectionLLC section interface. When the interface is in the reset or disabled state and the LPS input is again observed active, the Phy section initializes the interface and returns to normal operation. The Phy sectionLLC section interface is also held in the disabled state during hardware reset. When the LPS terminal is returned to an active state after being sensed as having entered the LPS_DISABLE time, the TSB83AA22A issues a bus reset. This broadcasts the node self-ID packet, which contains the updated L bit state (the Phy section and LLC section now being accessible).
The Phy section uses the LKON terminal to notify the LLC section to power up and become active. When activated, the output LKON signal is a square wave. The Phy section activates the LKON output when the LLC section is inactive and a wake-up event occurs. The LLC section is considered inactive when either the LPS input is inactive, as described above, or the LCtrl bit is cleared to 0. A wake-up event occurs when a link-on Phy packet addressed to this node is received, or conditionally when a Phy interrupt occurs. The Phy section deasserts the LKON output when the LLC section becomes active (both LPS sensed as active and the LCtrl bit set to 1). The Phy section also deasserts the LKON output when a bus reset occurs, unless a Phy interrupt condition exists which would otherwise cause LKON to be active. If the TSB83AA22A is power cycled and the power class is 0 through 4, then the Phy section asserts LKON for approximately 167 µs or until both the LPS is active and the LCtrl bit is 1.
Fully Supports Provisions of IEEE Std1394b-2002 Revision 1.33+ at 1-Gigabit Signaling Rates
Fully Supports Provisions of IEEE Std 1394a-2000 and IEEE Std 1394-1995 Standards for High-Performance Serial Bus
Fully Interoperable With Firewire, i.LINK, and SB1394 Implementations of IEEE Std 1394
Provides Two Fully Backward-Compatible, IEEE Std 1394a-2000 Fully Compliant) Bilingual IEEE Std 1394b-2002 Cable Ports at up to 800 Megabits per Second (Mbps)
Full IEEE Std 1394a-2000 Support Includes:
Connection Debounce
Arbitrated Short Reset
Multispeed Concatenation
Arbitration Acceleration
Fly-By Concatenation
Port Disable/Suspend/Resume
Extended Resume Signaling for Compatibility With Legacy DV Devices
Power-Down Features to Conserve Energy in Battery-Powered Applications
Low-Power Sleep Mode
Fully Compliant With Open Host Controller Interface (OHCI) Requirements
Cable Power Presence Monitoring
Cable Ports Monitor Line Conditions for Active Connection to Remote Node
Register Bits Give Software Control of Contender Bit, Power-Class Bits, Link Active Control Bit, and IEEE Std 1394a-2000 Features
Interoperable With Other 1394 Physical Layers (Phy) Using 1.8-V, 3.3-V, and 5-V Supplies
Low-Jitter, External Crystal Oscillator Provides Transmit and Receive Data at 100/200/400/800 Mbps and Link-Layer Controller Clock at 49.152 MHz and 98.304 MHz
Separate Bias (TPBIAS) for Each Port
Software Device Reset (SWR)
Fail-Safe Circuitry Senses Sudden Loss of Power to the Device and Disables the Ports Ensure That the TSB83AA22A Does Not Load the TPBIAS of Any Connected Device and Blocks any Leakage From the Port Back to Power Plane.
The TSB83AA22A Has an IEEE Std 1394a-2000-Compliant Common-Mode Noise Filter on Incoming Bias Detect Circuit to Filter Out Cross-Talk Noise.
The TSB83AA22A Is Port Programmable to Force IEEE Std 1394a-2000 Mode to Allow Use of IEEE Std 1394a-2000 Connectors (IEEE Std 1394b-2002 Signaling Must Not Be Put Across IEEE Std 1394a-2000 Connectors or Cables).
3.3-V and 5-V PCI Signaling Environments
Serial-Bus Data Rates of 100 Mbps, 200 Mbps, 400 Mbps, and 800 Mbps
Physical Write Posting of up to Three Outstanding Transactions
Serial ROM or Boot ROM Interface Supports 2-wire Serial EEPROM Devices
33-MHz/32-Bit PCI Interface
Multifunction Terminal (MFUNC Terminal 1):
PCI_CLKRUN Protocol per the_ PCI Mobile Design Guide_
General-Purpose I/O
CYCLEIN/CYCLEOUT for External Cycle Timer Control for Customized Synchronization
PCI Burst Transfers and Deep FIFOs to Tolerate Large Host Latency:
Transmit FIFO5K Asynchronous
Transmit FIFO2K Isochronous
Receive FIFO2K Asynchronous
Receive FIFO2K Isochronous
D0, D1, D2, and D3 Power States and PME Events per the_ PCI Bus Power Management Interface Specification_
Programmable Asynchronous Transmit Threshold
Isochronous Receive Dual-Buffer Mode
Out-of-Order Pipelining for Asynchronous Transmit Requests
Initial-Bandwidth-Available and Initial-Channels-Available Registers
Digital Video and Audio Performance Enhancements
Firewire is a trademark of Apple Computer, Inc.
i.LINK is a trademark of Sony Kabushiki Kaisha TA Sony Corporation.
AiPCBA-Zertifizierungen
AiPCBA verspricht die Produktqualität und -sicherheit mit ISO 9001, ISO 13485, ISO 45001, UL-, RoHS-, CQC- und REACH-Zertifizierungen
Die hier aufgeführten Geschäftsbedingungen dienen nur als Referenz, die tatsächlichen AGB unterliegen dem Angebot des Verkäufers. - Bitte bestätigen Sie die Spezifikationen der Produkte bei der Bestellung. - MOQ bedeutet die Mindestbestellmenge, die erforderlich ist, um jedes Teil zu kaufen. - Wenn Sie spezielle Bestellanweisungen haben, vermerken Sie diese bitte auf der Bestellseite. - Die Pre-Shipment Inspection (PSI) wird angewendet. - Sie können uns jederzeit eine E-Mail senden, um den Bestellstatus zu überprüfen. - Bestellungen können nach Versand der Pakete nicht mehr storniert werden.
- TT im Voraus (Banküberweisung), PayPal kann ausgewählt werden. - Nur Barüberweisung. (Überweisungen mit Schecks und Wechseln werden nicht akzeptiert.) - Der Kunde ist für die Zahlung aller möglichen Gebühren verantwortlich, einschließlich Umsatzsteuer, Mehrwertsteuer und Zollgebühren usw. - Wenn Sie die detaillierte Rechnung oder Steuernummer benötigen, senden Sie uns bitte eine E-Mail.
- FedEx, DHL und UPS können ausgewählt werden. - Sie können auswählen, ob die Versandkosten von Ihrem Versandkonto oder von unserer Seite berechnet werden sollen. - Bitte bestätigen Sie dies im Voraus mit dem Logistikunternehmen, wenn Sie sich in einem abgelegenen Gebiet befinden.
（Es können zusätzliche Gebühren (35-50 USD) für die Lieferung in diese Gebiete anfallen.） - Lieferdatum: normalerweise 2 bis 7 Werktage. - Tracking-Nummer wird gesendet, sobald Ihre Bestellung versandt wurde.
- Sorgfältig geprüft und verpackt von AiPCBA - Vakuumverpackung - Antistatische Verpackung - Antivibrationsschaum
- Einkommensqualitätskontrolle (IQC), über 800 qualifizierte Vertriebspartner. - 500 m² Labor für fortschrittliche Komponententests, Fälschungserkennung, RoHS-konform usw. - 2000 m² digitales Komponentenlager, konstante Temperatur und Luftfeuchtigkeit - Entkapselungsinspektion - Röntgeninspektion - XRF-Inspektion - Elektrische Prüfung - Oberflächenprüfung
- Substandard- und Fälschungserkennung - Fehleranalyse - Elektrische Prüfung - Lebenszyklus- und Zuverlässigkeitstests - AiPCBA hat 2021 ein Komponententestlabor eingerichtet
Mehr erfahren >
AiPCBA verwendet Cookies, um Ihnen ein besseres Erlebnis zu bieten. Detaillierte Informationen zur Verwendung von Cookies auf dieser Website finden Sie in unserer Datenschutzerklärung. Durch die Nutzung dieser Website stimmen Sie der Verwendung von Cookies zu.
